

# Datablad till Digital Elektronik

## Innehåll

Datablad 74LS00	2
Datablad 74HC00	4
Datablad 4011	7
Datablad PC817	11
Datablad ULN2001A-4A	15
Datablad 74HC132	18
Datablad 74HC/HCT138	24
Datablad 74HC/HCT74	31

# Datablad 74LS00

DM74LS00 Quad 2-Input NAND Gate



August 1986  
Revised March 2000

## DM74LS00 Quad 2-Input NAND Gate

### General Description


This device contains four independent gates each of which performs the logic NAND function.

### Ordering Code:

Order Number	Package Number	Package Description
DM74LS00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS00SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74LS00N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Connection Diagram



### Function Table

$$Y = \overline{AB}$$

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = HIGH Logic Level  
L = LOW Logic Level

DM74LS00

**Absolute Maximum Ratings**(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

**Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	HIGH Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max, V <sub>IL</sub> = Max	2.7	3.4		V
V <sub>OL</sub>	LOW Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min		0.35	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min		0.25	0.4	
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	µA
I <sub>IL</sub>	LOW Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-0.36	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 3)	-20		-100	mA
I <sub>OCCH</sub>	Supply Current with Outputs HIGH	V <sub>CC</sub> = Max		0.8	1.6	mA
I <sub>OCL</sub>	Supply Current with Outputs LOW	V <sub>CC</sub> = Max		2.4	4.4	mA

**Note 2:** All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.**Note 3:** Not more than one output should be shorted at a time, and the duration should not exceed one second.**Switching Characteristics**at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C

Symbol	Parameter	R <sub>L</sub> = 2 kΩ				Units	
		C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF			
		Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	3	10	4	15	ns	
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	3	10	4	15	ns	

# Datablad 74HC00



September 1983  
Revised February 1999

## MM74HC00 Quad 2-Input NAND Gate

### MM74HC00

### Quad 2-Input NAND Gate

#### General Description

The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to

static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### Features


- Typical propagation delay: 8 ns
- Wide power supply range: 2–6V
- Low quiescent current: 20  $\mu$ A maximum (74HC Series)
- Low input current: 1  $\mu$ A maximum
- Fanout of 10 LS-TTL loads

#### Ordering Code:


Order Number	Package Number	Package Description
MM74HC00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC00SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC00N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### Logic Diagram



MM74HC00

<b>Absolute Maximum Ratings</b> <sup>(Note 1)</sup>				<b>Recommended Operating Conditions</b>				
(Note 2)								
Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V			Min	Max	Units		
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}+1.5V$			Supply Voltage ( $V_{CC}$ )	2	6	V	
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}+0.5V$			DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V	
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	$\pm 20\text{ mA}$			Operating Temperature Range ( $T_A$ )	-40	+85	°C	
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 25\text{ mA}$			Input Rise or Fall Times				
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 50\text{ mA}$			$(t_r, t_f)$				
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C			$V_{CC} = 2V$	1000	ns		
Power Dissipation ( $P_D$ )				$V_{CC} = 4.5V$	500	ns		
(Note 3)	600 mW			$V_{CC} = 6.0V$	400	ns		
S.O. Package only	500 mW							
Lead Temperature ( $T_L$ ) (Soldering 10 seconds)	260°C							
<b>DC Electrical Characteristics</b> <sup>(Note 4)</sup>								
Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ\text{C}$		$T_A = -40 \text{ to } 85^\circ\text{C}$	$T_A = -55 \text{ to } 125^\circ\text{C}$	Units
				Typ	Guaranteed Limits			
$V_{IH}$	Minimum HIGH Level Input Voltage		2.0V	1.5	1.5	1.5		V
			4.5V	3.15	3.15	3.15		V
			6.0V	4.2	4.2	4.2		V
$V_{IL}$	Maximum LOW Level Input Voltage		2.0V	0.5	0.5	0.5		V
			4.5V	1.35	1.35	1.35		V
			6.0V	1.8	1.8	1.8		V
$V_{OH}$	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20\text{ }\mu\text{A}$	2.0V	2.0	1.9	1.9		V
			4.5V	4.5	4.4	4.4		V
			6.0V	6.0	5.9	5.9		V
				$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0\text{ mA}$ $ I_{OUT}  \leq 5.2\text{ mA}$	4.5V	4.2	3.98	3.84
			6.0V	5.7	5.48	5.34		V
$V_{OL}$	Maximum LOW Level Output Voltage	$V_{IN} = V_{IH}$ $ I_{OUT}  \leq 20\text{ }\mu\text{A}$	2.0V	0	0.1	0.1		V
			4.5V	0	0.1	0.1		V
			6.0V	0	0.1	0.1		V
				$V_{IN} = V_{IH}$ $ I_{OUT}  \leq 4.0\text{ mA}$ $ I_{OUT}  \leq 5.2\text{ mA}$	4.5V	0.2	0.26	0.33
			6.0V	0.2	0.26	0.33		V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		$\pm 0.1$	$\pm 1.0$		$\mu\text{A}$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\text{ }\mu\text{A}$	6.0V		2.0	20		$\mu\text{A}$
<b>Note 4:</b> For a power supply of $5V \pm 10\%$ the worst case output voltages ( $V_{OH}$ , and $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case $V_{IH}$ and $V_{IL}$ occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The $V_{IH}$ value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ , $I_{CC}$ , and $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.								

MM74HC00

**AC Electrical Characteristics** $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 15 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$ 


Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay		8	15	ns

**AC Electrical Characteristics** $V_{CC} = 2.0V$  to  $6.0V$ ,  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	Units
				Typ	Guaranteed Limits			
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay		2.0V	45	90	113	134	ns
			4.5V	9	18	23	27	
			6.0V	8	15	19	23	
$t_{TLH}, t_{THL}$	Maximum Output Rise and Fall Time		2.0V	30	75	95	110	ns
			4.5V	8	15	19	22	
			6.0V	7	13	16	19	
$C_{PD}$	Power Dissipation Capacitance (Note 5)	(per gate)		20				pF
$C_{IN}$	Maximum Input Capacitance			5	10	10	10	pF

**Note 5:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

# Datablad 4011



March 1988

## CD4001BM/CD4001BC Quad 2-Input NOR Buffered B Series Gate CD4011BM/CD4011BC Quad 2-Input NAND Buffered B Series Gate

### General Description





These quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

All inputs are protected against static discharge with diodes to  $V_{DD}$  and  $V_{SS}$ .

### Features

- Low power TTL compatibility
- 5V–10V–15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 A at 15V over full temperature range
- Fan out of 2 driving 74L or 1 driving 74LS

### Schematic Diagrams



**CD4001BM/CD4001BC Quad 2-Input NOR Buffered B Series Gate  
CD4011BM/CD4011BC Quad 2-Input NAND Buffered B Series Gate**

**Absolute Maximum Ratings** (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin  $-0.5V$  to  $V_{DD} + 0.5V$

Power Dissipation ( $P_D$ )

Dual-In-Line  
700 mW  
Small Outline  
500 mW

$V_{DD}$  Range  $-0.5 V_{DC}$  to  $+18 V_{DC}$

Storage Temperature ( $T_S$ )  $-65^\circ C$  to  $+150^\circ C$

Lead Temperature ( $T_L$ )  
(Soldering, 10 seconds)  $260^\circ C$

**Operating Conditions**

Operating Range ( $V_{DD}$ )

$3 V_{DC}$  to  $15 V_{DC}$

Operating Temperature Range

CD4001BM, CD4011BM

$-55^\circ C$  to  $+125^\circ C$

CD4001BC, CD4011BC


$-40^\circ C$  to  $+85^\circ C$

**DC Electrical Characteristics** CD4001BM, CD4011BM (Note 2)

Symbol	Parameter	Conditions	-55 C		+ 25 C			+ 125 C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 10V, V_{IN} = V_{DD}$ or $V_{SS}$ $V_{DD} = 15V, V_{IN} = V_{DD}$ or $V_{SS}$		0.25 0.50 1.0		0.004 0.005 0.006	0.25 0.50 1.0		7.5 15 30	A
$V_{OL}$	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	$I_O < 1 A$		0.05 0.05 0.05	0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
$V_{OH}$	High Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	$I_O < 1 A$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	V
$V_{IL}$	Low Level Input Voltage	$V_{DD} = 5V, V_O = 4.5V$ $V_{DD} = 10V, V_O = 9.0V$ $V_{DD} = 15V, V_O = 13.5V$		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V
$V_{IH}$	High Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ $V_{DD} = 10V, V_O = 1.0V$ $V_{DD} = 15V, V_O = 1.5V$		3.5 7.0 11.0		3.5 7.0 9	3 6 11.0		3.5 7.0 11.0	V
$I_{OL}$	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$ $V_{DD} = 10V, V_O = 0.5V$ $V_{DD} = 15V, V_O = 1.5V$		0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	mA
$I_{OH}$	High Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$ $V_{DD} = 10V, V_O = 9.5V$ $V_{DD} = 15V, V_O = 13.5V$		-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4	mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.10 0.10		-10 <sup>-5</sup> 10 <sup>-5</sup>	-0.10 0.10		-1.0 1.0	A


**Connection Diagrams**

CD4001BC/CD4001BM  
Dual-In-Line Package



Top View

CD4011BC/CD4011BM  
Dual-In-Line Package



Top View

Order Number CD4001B or CD4011B

DC Electrical Characteristics CD4001BC, CD4011BC (Note 2)										
Symbol	Parameter	Conditions	-40 C		+25 C			+85 C	Units	
			Min	Max	Min	Typ	Max	Min		
I <sub>DD</sub>	Quiescent Device Current	V <sub>DD</sub> = 5V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 10V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> V <sub>DD</sub> = 15V, V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>		1 2 4		0.004 0.005 0.006	1 2 4		7.5 15 30	A
V <sub>OL</sub>	Low Level Output Voltage	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V } I <sub>O</sub> < 1 A		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
V <sub>OH</sub>	High Level Output Voltage	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V } I <sub>O</sub> < 1 A	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95	V V V	
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.0V V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V		1.5 3.0 4.0		2 4 6	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 10V, V <sub>O</sub> = 1.0V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	3.5 7.0 11.0		3.5 7.0 11.0	3 6 9		3.5 7.0 11.0	V V V	
I <sub>OL</sub>	Low Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 0.4V V <sub>DD</sub> = 10V, V <sub>O</sub> = 0.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 1.5V	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4	mA mA mA	
I <sub>OH</sub>	High Level Output Current (Note 3)	V <sub>DD</sub> = 5V, V <sub>O</sub> = 4.6V V <sub>DD</sub> = 10V, V <sub>O</sub> = 9.5V V <sub>DD</sub> = 15V, V <sub>O</sub> = 13.5V	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4	mA mA mA	
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		-0.30 0.30		-10 <sup>-5</sup> 10 <sup>-5</sup>	-0.30 0.30		-1.0 1.0	A

AC Electrical Characteristics CD4001BC, CD4011BM					
T <sub>A</sub> = 25 C, Input t <sub>r</sub> , t <sub>f</sub> = 20 ns. C <sub>L</sub> = 50 pF, R <sub>L</sub> = 200k. Typical temperature coefficient is 0.3% / C.					
Symbol	Parameter	Conditions	Typ	Max	Units
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	120 50 35	250 100 70	ns ns ns
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	110 50 35	250 100 70	ns ns ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	V <sub>DD</sub> = 5V V <sub>DD</sub> = 10V V <sub>DD</sub> = 15V	90 50 40	200 100 80	ns ns ns
C <sub>IN</sub>	Average Input Capacitance	Any Input	5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacity	Any Gate	14		pF

AC Parameters are guaranteed by DC correlated testing.

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

**Note 2:** All voltages measured with respect to V<sub>SS</sub> unless otherwise specified.

**Note 3:** I<sub>OL</sub> and I<sub>OH</sub> are tested one output at a time.

**AC Electrical Characteristics** CD4011BC, CD4011BM  
 $T_A = 25^\circ\text{C}$ , Input  $t_r, t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200\text{k}$ . Typical Temperature Coefficient is  $0.3\% / \text{C}$ .

Symbol	Parameter	Conditions	Typ	Max	Units
$t_{PHL}$	Propagation Delay, High-to-Low Level	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	120 50 35	250 100 70	ns ns ns
$t_{PLH}$	Propagation Delay, Low-to-High Level	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	85 40 30	250 100 70	ns ns ns
$t_{THL}, t_{TLH}$	Transition Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$	90 50 40	200 100 80	ns ns ns
$C_{IN}$	Average Input Capacitance	Any Input	5	7.5	pF
$C_{PD}$	Power Dissipation Capacity	Any Gate	14		pF

AC Parameters are guaranteed by DC correlated testing.







**Typical Performance Characteristics**


FIGURE 5

FIGURE 6

# Datablad PC817

SHARP

PC817 Series

## PC817 Series

\* Lead forming type (I type) and taping reel type (P type) are also available. (PC817I/PC817P)  
 \*\* TÜV (VDE0884) approved type is also available as an option.

### ■ Features





1. Current transfer ratio  
(CTR: MIN. 50% at  $I_F = 5\text{mA}$ ,  $V_{CE}=5\text{V}$ )
2. High isolation voltage between input and output ( $V_{iso} : 5\,000\text{V}_{rms}$ )
3. Compact dual-in-line package  
**PC817** : 1-channel type  
**PC827** : 2-channel type  
**PC837** : 3-channel type  
**PC847** : 4-channel type
4. Recognized by UL, file No. E64380

### ■ Outline Dimensions

## High Density Mounting Type Photocoupler

### ■ Applications

1. Computer terminals
2. System appliances, measuring instruments
3. Registers, copiers, automatic vending machines
4. Electric home appliances, such as fan heaters, etc.
5. Signal transmission between circuits of different potentials and impedances

		(Unit : mm)	
<b>PC817</b>	<b>PC827</b>	<b>Internal connection diagram</b>	<b>Internal connection diagram</b>
			
<b>PC837</b>	<b>PC847</b>	<b>Internal connection diagram</b>	<b>Internal connection diagram</b>
			

" In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any of SHARP's devices, shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest version of the device specification sheets before using any SHARP's device."

**SHARP****PC817 Series****■ Absolute Maximum Ratings**

(Ta = 25°C)

Parameter	Symbol	Rating	Unit
Input	Forward current	I <sub>F</sub>	50 mA
	*1 Peak forward current	I <sub>FM</sub>	1 A
	Reverse voltage	V <sub>R</sub>	6 V
	Power dissipation	P	70 mW
Output	Collector-emitter voltage	V <sub>CEO</sub>	35 V
	Emitter-collector voltage	V <sub>ECO</sub>	6 V
	Collector current	I <sub>C</sub>	50 mA
	Collector power dissipation	P <sub>C</sub>	150 mW
Total power dissipation		P <sub>tot</sub>	200 mW
*2 Isolation voltage		V <sub>iso</sub>	5 000 V <sub>rms</sub>
Operating temperature		T <sub>opr</sub>	- 30 to + 100 °C
Storage temperature		T <sub>stg</sub>	- 55 to + 125 °C
*3 Soldering temperature		T <sub>sol</sub>	260 °C

\*1 Pulse width &lt;= 100 μs, Duty ratio : 0.001

\*2 40 to 60% RH, AC for 1 minute

\*3 For 10 seconds

**■ Electro-optical Characteristics**


(Ta = 25°C)







Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Forward voltage	V <sub>F</sub>	I <sub>F</sub> = 20mA	-	1.2	1.4 V
	Peak forward voltage	V <sub>FM</sub>	I <sub>FM</sub> = 0.5A	-	-	3.0 V
	Reverse current	I <sub>R</sub>	V <sub>R</sub> = 4V	-	-	10 μA
	Terminal capacitance	C <sub>t</sub>	V = 0, f = 1kHz	-	30	250 pF
Output	Collector dark current	I <sub>CEO</sub>	V <sub>CE</sub> = 20V	-	-	10 <sup>-7</sup> A
Transfer characteristics	*4 Current transfer ratio	CTR	I <sub>F</sub> = 5mA, V <sub>CE</sub> = 5V	50	-	600 %
	Collector-emitter saturation voltage	V <sub>CE(sat)</sub>	I <sub>F</sub> = 20mA, I <sub>C</sub> = 1mA	-	0.1	0.2 V
	Isolation resistance	R <sub>ISO</sub>	DC500V, 40 to 60% RH	5 x 10 <sup>10</sup>	10 <sup>11</sup>	- Ω
	Floating capacitance	C <sub>f</sub>	V = 0, f = 1MHz	-	0.6	1.0 pF
	Cut-off frequency	f <sub>c</sub>	V <sub>CE</sub> = 5V, I <sub>C</sub> = 2mA, R <sub>L</sub> = 100Ω, - 3dB	-	80	- kHz
	Response time	t <sub>r</sub>	V <sub>CE</sub> = 2V, I <sub>C</sub> = 2mA, R <sub>L</sub> = 100Ω	-	4	18 μs
	Fall time	t <sub>f</sub>		-	3	18 μs

\*4 Classification table of current transfer ratio is shown below.

Model No.	Rank mark	CTR (%)
<b>PC817A</b>	A	80 to 160
<b>PC817B</b>	B	130 to 260
<b>PC817C</b>	C	200 to 400
<b>PC817D</b>	D	300 to 600
<b>PC8*7AB</b>	A or B	80 to 260
<b>PC8*7BC</b>	B or C	130 to 400
<b>PC8*7CD</b>	C or D	200 to 600
<b>PC8*7AC</b>	A, B or C	80 to 400
<b>PC8*7BD</b>	B, C or D	130 to 600
<b>PC8*7AD</b>	A, B, C or D	80 to 600
<b>PC8*7</b>	A, B, C, D or No mark	50 to 600

\*: 1 or 2 or 3 or 4


**Fig. 1 Forward Current vs. Ambient Temperature**

**SHARP****PC817 Series****Fig. 2 Collector Power Dissipation vs. Ambient Temperature****Fig. 4 Current Transfer Ratio vs. Forward Current****Fig. 6 Collector Current vs. Collector-emitter Voltage****Fig. 3 Peak Forward Current vs. Duty Ratio****Fig. 5 Forward Current vs. Forward Voltage****Fig. 7 Relative Current Transfer Ratio vs. Ambient Temperature**


**SHARP**

**PC817 Series**


**Fig. 8 Collector-emitter Saturation Voltage vs. Ambient Temperature**




**Fig. 9 Collector Dark Current vs. Ambient Temperature**




**Fig.10 Response Time vs. Load Resistance**




**Fig.11 Frequency Response**




**Test Circuit for Response Time**



**Test Circuit for Frequency Response**



**Fig.12 Collector-emitter Saturation Voltage vs. Forward Current**



● Please refer to the chapter "Precautions for Use"


# Datablad ULN2001A-4A



## ULN2001A-ULN2002A ULN2003A-ULN2004A

### SEVEN DARLINGTON ARRAYS

- SEVEN DARLINGTONS PER PACKAGE
- OUTPUT CURRENT 500mA PER DRIVER (600mA PEAK)
- OUTPUT VOLTAGE 50V
- INTEGRATED SUPPRESSION DIODES FOR INDUCTIVE LOADS
- OUTPUTS CAN BE PARALLELED FOR HIGHER CURRENT
- TTL/CMOS/PMOS/DTL COMPATIBLE INPUTS
- INPUTS PINNED OPPOSITE OUTPUTS TO SIMPLIFY LAYOUT



DIP16

ORDERING NUMBERS: ULN2001A/2A/3A/4A



SO16

ORDERING NUMBERS: ULN2001D/2D/3D/4D

#### DESCRIPTION

The ULN2001A, ULN2002A, ULN2003 and ULN2004A are high voltage, high current darlington arrays each containing seven open collector darlington pairs with common emitters. Each channel rated at 500mA and can withstand peak currents of 600mA. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout.


The four versions interface to all common logic families :


ULN2001A	General Purpose, DTL, TTL, PMOS, CMOS
ULN2002A	14-25V PMOS
ULN2003A	5V TTL, CMOS
ULN2004A	6-15V CMOS, PMOS

These versatile devices are useful for driving a wide range of loads including solenoids, relays DC motors, LED displays filament lamps, thermal print-heads and high power buffers.

The ULN2001A/2002A/2003A and 2004A are supplied in 16 pin plastic DIP packages with a copper leadframe to reduce thermal resistance. They are available also in small outline package (SO-16) as ULN2001D/2002D/2003D/2004D.

#### PIN CONNECTION



**ULN2001A - ULN2002A - ULN2003A - ULN2004A****SCHEMATIC DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$V_o$	Output Voltage	50	V
$V_{in}$	Input Voltage (for ULN2002A/D - 2003A/D - 2004A/D)	30	V
$I_c$	Continuous Collector Current	500	mA
$I_b$	Continuous Base Current	25	mA
$T_{amb}$	Operating Ambient Temperature Range	- 20 to 85	°C
$T_{stg}$	Storage Temperature Range	- 55 to 150	°C
$T_j$	Junction Temperature	150	°C

**THERMAL DATA**

Symbol	Parameter	DIP16	SO16	Unit
$R_{th\ j\-amb}$	Thermal Resistance Junction-ambient	Max.	70	120

**ULN2001A - ULN2002A - ULN2003A - ULN2004A****ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^\circ C$  unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	Fig.
$I_{CEX}$	Output Leakage Current	$V_{CE} = 50V$ $T_{amb} = 70^\circ C$ , $V_{CE} = 50V$ $T_{amb} = 70^\circ C$ for ULN2002A $V_{CE} = 50V$ , $V_i = 6V$ for ULN2004A $V_{CE} = 50V$ , $V_i = 1V$			50 100 500 500	$\mu A$ $\mu A$ $\mu A$ $\mu A$	1a 1a 1b 1b
$V_{CE(sat)}$	Collector-emitter Saturation Voltage	$I_C = 100mA$ , $I_B = 250\mu A$ $I_C = 200 mA$ , $I_B = 350\mu A$ $I_C = 350mA$ , $I_B = 500\mu A$		0.9 1.1 1.3	1.1 1.3 1.6	V V V	2 2 2
$I_{i(on)}$	Input Current	for ULN2002A, $V_i = 17V$ for ULN2003A, $V_i = 3.85V$ for ULN2004A, $V_i = 5V$ $V_i = 12V$		0.82 0.93 0.35 1	1.25 1.35 0.5 1.45	mA mA mA mA	3 3 3 3
$I_{i(off)}$	Input Current	$T_{amb} = 70^\circ C$ , $I_C = 500\mu A$	50	65		$\mu A$	4
$V_{i(on)}$	Input Voltage	$V_{CE} = 2V$ for ULN2002A $I_C = 300mA$ for ULN2003A $I_C = 200mA$ $I_C = 250mA$ $I_C = 300mA$ for ULN2004A $I_C = 125mA$ $I_C = 200mA$ $I_C = 275mA$ $I_C = 350mA$			13 2.4 2.7 3 5 6 7 8	V	5
$h_{FE}$	DC Forward Current Gain	for ULN2001A $V_{CE} = 2V$ , $I_C = 350mA$	1000				2
$C_i$	Input Capacitance			15	25	pF	
$t_{PLH}$	Turn-on Delay Time	0.5 $V_i$ to 0.5 $V_o$		0.25	1	$\mu s$	
$t_{PHL}$	Turn-off Delay Time	0.5 $V_i$ to 0.5 $V_o$		0.25	1	$\mu s$	
$I_R$	Clamp Diode Leakage Current	$V_R = 50V$ $T_{amb} = 70^\circ C$ , $V_R = 50V$			50 100	$\mu A$ $\mu A$	6 6
$V_F$	Clamp Diode Forward Voltage	$I_F = 350mA$		1.7	2	V	7

# Datablad 74HC132



September 1983  
Revised February 1999

## MM74HC132

### Quad 2-Input NAND Schmitt Trigger

#### General Description

The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

#### Features


- Typical propagation delay: 12 ns
- Wide power supply range: 2V–6V
- Low quiescent current: 20  $\mu$ A maximum (74HC Series)
- Low input current: 1  $\mu$ A maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at  $V_{CC}=4.5V$

#### Ordering Code:


Order Number	Package Number	Package Description
MM74HC132M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
MM74HC132SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC132MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC132N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. (Tape and Reel not available in N14A.)

#### Connection Diagram



#### Logic Diagram



MM74HC132 Quad 2-Input NAND Schmitt Trigger

**MM74HC132****Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}$ +1.5V
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}$ +0.5V
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	±20 mA
DC Output Current, per pin ( $I_{OUT}$ )	±25 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±50 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation ( $P_D$ ) (Note 3)	600 mW
S.O. Package only	500 mW

Lead Temperature ( $T_L$ )

(Soldering 10 seconds)

260°C

**Recommended Operating Conditions**

		Min	Max	Units
Supply Voltage ( $V_{CC}$ )	2	6	V	
DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V	
Operating Temperature Range ( $T_A$ )	-40	+125	°C	

**Note 1:** Absolute Maximum Ratings are those values beyond which damage to the device may occur.**Note 2:** Unless otherwise specified all voltages are referenced to ground.**Note 3:** Power Dissipation temperature derating — plastic "N" package: -**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$T_A = -40 \text{ to } 85^\circ C$	$T_A = -40 \text{ to } 125^\circ C$	Units
				Typ	Guaranteed Limits			
$V_{T+}$	Positive Going Threshold Voltage	Min	2.0V		1.0	1.0	1.0	V
			4.5V		2.0	2.0	2.0	V
			6.0V		3.0	3.0	3.0	V
		Max	2.0V		1.5	1.5	1.5	V
			4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
$V_{T-}$	Negative Going Threshold Voltage	Min	2.0V		0.3	0.3	0.3	V
			4.5V		0.9	0.9	0.9	V
			6.0V		1.2	1.2	1.2	V
		Max	2.0V		1.0	1.0	1.0	V
			4.5V		2.2	2.2	2.2	V
			6.0V		3.0	3.0	3.0	V
$V_H$	Hysteresis Voltage	Min	2.0V		0.2	0.2	0.2	V
			4.5V		0.4	0.4	0.4	V
			6.0V		0.5	0.5	0.5	V
		Max	2.0V		1.0	1.0	1.0	V
			4.5V		1.4	1.4	1.4	V
			6.0V		1.5	1.5	1.5	V
$V_{OH}$	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
			6.0V	5.7	5.48	5.34	5.2	V
$V_{OL}$	Maximum LOW Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
			6.0V	0.2	0.26	0.33	0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	µA
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		2.0	20	40	µA

**Note 4:** For a power supply of 5V ±10% the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

MM74HC132

**AC Electrical Characteristics** $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 15 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$ 

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay		12	20	ns



**AC Electrical Characteristics** $V_{CC} = 2.0V$  to  $6.0V$ ,  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$			Guaranteed Limits	Units
				Typ	$T_A = -40$ to $85^\circ C$	$T_A = -55$ to $125^\circ C$		
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay		2.0V	63	125	158	186	ns
			4.5V	13	25	32	37	ns
			6.0V	11	21	27	32	ns
$t_{TLH}, t_{THL}$	Maximum Output Rise and Fall Time		2.0V	30	75	95	110	ns
			4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
$C_{PD}$	Power Dissipation Capacitance (Note 5)	(per gate)		130				pF
$C_{IN}$	Maximum Input Capacitance				5	10	10	pF



**Note 5:**  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

MM74HC132

**Physical Dimensions** inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body  
Package Number M14A**








**14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
Package Number M14D**

MM74HC132

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)


14LD, TSSOP, JEDEC MO-153, 4.4MM WIDE



## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide**  
**Package Number MTC14**

**MM74HC132 Quad 2-Input NAND Schmitt Trigger****Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N14A

N14A (REV F)

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## Datablad 74HC/HCT138

**INTEGRATED CIRCUITS**

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

**74HC/HCT138**  
3-to-8 line decoder/demultiplexer;  
inverting

Product specification  
File under Integrated Circuits, IC06

September 1993

**Philips**  
Semiconductors



**PHILIPS**

**3-to-8 line decoder/demultiplexer; inverting****74HC/HCT138****FEATURES**

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Output capability: standard
- $I_{CC}$  category: MSI

**GENERAL DESCRIPTION**

The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT138 decoders accept three binary weighted address inputs ( $A_0$ ,  $A_1$ ,  $A_2$ ) and when enabled, provide 8 mutually exclusive active LOW outputs ( $\bar{Y}_0$  to  $\bar{Y}_7$ ).

The "138" features three enable inputs: two active LOW ( $\bar{E}_1$  and  $\bar{E}_2$ ) and one active HIGH ( $E_3$ ). Every output will be HIGH unless  $\bar{E}_1$  and  $\bar{E}_2$  are LOW and  $E_3$  is HIGH.

This multiple enable function allows easy parallel expansion of the "138" to a 1-of-32 (5 lines to 32 lines) decoder with just four "138" ICs and one inverter.

The "138" can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The "138" is identical to the "238" but has inverting outputs.

**QUICK REFERENCE DATA**

$GND = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $A_n$ to $\bar{Y}_n$	$C_L = 15 \text{ pF}$ ; $V_{CC} = 5 \text{ V}$	12	17	ns
$t_{PHL}/t_{PLH}$	$E_3$ to $\bar{Y}_n$		14	19	ns
$E_n$ to $\bar{Y}_n$					
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per package	notes 1 and 2	67	67	pF

**Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$   
For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$

**ORDERING INFORMATION**

See "[74HC/HCT/HCU/HCMOS Logic Package Information](#)".

3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

**PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs
4, 5	Ē <sub>1</sub> , Ē <sub>2</sub>	enable inputs (active LOW)
6	E <sub>3</sub>	enable input (active HIGH)
8	GND	ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7	Ȳ <sub>0</sub> to Ȳ <sub>7</sub>	outputs (active LOW)
16	V <sub>CC</sub>	positive supply voltage




Fig.1 Pin configuration.






Fig.2 Logic symbol.



(a)



(b)

Fig.3 IEC logic symbol.




Fig.4 Functional diagram.

3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

**FUNCTION TABLE**

INPUTS						OUTPUTS							
$\bar{E}_1$	$\bar{E}_2$	$E_3$	$A_0$	$A_1$	$A_2$	$\bar{Y}_0$	$\bar{Y}_1$	$\bar{Y}_2$	$\bar{Y}_3$	$\bar{Y}_4$	$\bar{Y}_5$	$\bar{Y}_6$	$\bar{Y}_7$
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

**Notes**

1. H = HIGH voltage level
- L = LOW voltage level
- X = don't care




Fig.5 Logic diagram.

3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

**DC CHARACTERISTICS FOR 74HC**For the DC characteristics see "*74HC/HCT/HCU/HCMOS Logic Family Specifications*".

Output capability: standard

I<sub>CC</sub> category: MSI**AC CHARACTERISTICS FOR 74HC**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HC							V <sub>cc</sub> (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Y <sub>n</sub>		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>3</sub> to Y <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>n</sub> to Y <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

## 3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

**DC CHARACTERISTICS FOR 74HCT**For the DC characteristics see "*74HC/HCT/HCU/HCMOS Logic Family Specifications*".

Output capability: standard

I<sub>CC</sub> category: MSI**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A <sub>n</sub>	1.50
E <sub>n</sub>	1.25
E <sub>3</sub>	1.00



**AC CHARACTERISTICS FOR 74HCT**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to $\bar{Y}_n$		20	35		44		53	ns	4.5	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>3</sub> to $\bar{Y}_n$		18	40		50		60	ns	4.5	Fig.6	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\bar{E}_n$ to $\bar{Y}_n$		19	40		50		60	ns	4.5	Fig.7	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	

3-to-8 line decoder/demultiplexer; inverting

74HC/HCT138

## AC WAVEFORMS

Fig.6 Waveforms showing the address input ( $A_n$ ) and enable input ( $E_3$ ) to output ( $\bar{Y}_n$ ) propagation delays and the output transition times.Fig.7 Waveforms showing the enable input ( $\bar{E}_n$ ) to output ( $\bar{Y}_n$ ) propagation delays and the output transition times.

## PACKAGE OUTLINES

See "[74HC/HCT/HCU/HCMOS Logic Package Outlines](#)".

## Datablad 74HC/HCT74

**INTEGRATED CIRCUITS**

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications

## 74HC/HCT74

Dual D-type flip-flop with set and  
reset; positive-edge trigger

Product specification

1998 Feb 23

Supersedes data of September 1993

File under Integrated Circuits, IC06

**Philips**  
Semiconductors



**PHILIPS**

Philips Semiconductors

Product specification

**Dual D-type flip-flop with set and reset;  
positive-edge trigger****74HC/HCT74****FEATURES**

- Output capability: standard
- $I_{CC}$  category: flip-flops

**GENERAL DESCRIPTION**

The 74HC/HCT74 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT74 are dual positive-edge triggered, D-type flip-flops with individual data (D) inputs, clock (CP) inputs, set ( $S_D$ ) and reset ( $\bar{R}_D$ ) inputs; also complementary Q and  $\bar{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

**QUICK REFERENCE DATA**

$GND = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $nCP$ to $nQ, n\bar{Q}$ $n\bar{S}_D$ to $nQ, n\bar{Q}$ $n\bar{R}_D$ to $nQ, n\bar{Q}$	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	14 15 16	15 18 18	ns ns ns
$f_{max}$	maximum clock frequency		76	59	MHz
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per flip-flop	notes 1 and 2	24	29	pF

**Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$

Philips Semiconductors

Product specification

**Dual D-type flip-flop with set and reset;  
positive-edge trigger**

**74HC/HCT74**

**ORDERING INFORMATION**

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
74HC(T)74N	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74HC(T)74D	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74HCT74DB	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74HCT74PW	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1

**PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	$\bar{1R}_D$ , $2\bar{R}_D$	asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	data inputs
3, 11	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
4, 10	$\bar{1S}_D$ , $2\bar{S}_D$	asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 8	$1\bar{Q}$ , $2\bar{Q}$	complement flip-flop outputs
7	GND	ground (0 V)
14	V <sub>CC</sub>	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74HC/HCT74




Fig.4 Functional diagram.

## FUNCTION TABLE

		INPUTS		OUTPUTS	
$\bar{S}_D$	$\bar{R}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

		INPUTS		OUTPUTS	
$\bar{S}_D$	$\bar{R}_D$	CP	D	$Q_{n+1}$	$\bar{Q}_{n+1}$
H	H	↑	L	L	H
H	H	↑	H	H	L

## Note

1. H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
↑ = LOW-to-HIGH CP transition  
 $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition

Fig.4 Functional diagram.




Fig.5 Logic diagram (one flip-flop).

Philips Semiconductors

Product specification

**Dual D-type flip-flop with set and reset;  
positive-edge trigger**

**74HC/HCT74**

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see "[74HC/HCT/HCU/HCMOS Logic Family Specifications](#)".

Output capability: standard

I<sub>cc</sub> category: flip-flops

**AC CHARACTERISTICS**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HC							V <sub>CC</sub> (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, n $\bar{Q}$	47 17 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay n $\bar{S}_D$ to nQ, n $\bar{Q}$	50 18 14	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.7		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay n $\bar{R}_D$ to nQ, n $\bar{Q}$	52 19 15	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.7		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6		
t <sub>w</sub>	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.6		
t <sub>w</sub>	set or reset pulse width LOW	80 16 14	19 7 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig.7		
t <sub>rem</sub>	removal time set or reset	30 6 5	3 1 1		40 8 7		45 9 8	ns	2.0 4.5 6.0	Fig.7		
t <sub>su</sub>	set-up time nD to nCP	60 12 10	6 2 2		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.6		
t <sub>h</sub>	hold time nCP to nD	3 3 3	−6 −2 −2		3 3 3		3 3 3	ns	2.0 4.5 6.0	Fig.6		
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	23 69 82		4.8 24 28		4.0 20 24	MHz	2.0 4.5 6.0	Fig.6		

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74HC/HCT74

**DC CHARACTERISTICS FOR 74HCT**For the DC characteristics see "*74HC/HCT/HCU/HCMOS Logic Family Specifications*".

Output capability: standard

I<sub>CC</sub> category: flip-flops**Note to HCT types**The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nD	0.70
nR <sub>D</sub>	0.70
nS <sub>D</sub>	0.80
nCP	0.80

**AC CHARACTERISTICS FOR 74HCT**GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> (V)	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ̄	18	35		44		53	ns	4.5	Fig.6		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nS <sub>D</sub> to nQ, nQ̄	23	40		50		60	ns	4.5	Fig.7		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nR <sub>D</sub> to nQ, nQ̄	24	40		50		60	ns	4.5	Fig.7		
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time	7	15		19		22	ns	4.5	Fig.6		
t <sub>w</sub>	clock pulse width HIGH or LOW	18	9		23		27	ns	4.5	Fig.6		
t <sub>w</sub>	set or reset pulse width LOW	16	9		20		24	ns	4.5	Fig.7		
t <sub>rem</sub>	removal time set or reset	6	1		8		9	ns	4.5	Fig.7		
t <sub>su</sub>	set-up time nD to nCP	12	5		15		18	ns	4.5	Fig.6		
t <sub>h</sub>	hold time nCP to nD	3	−3		3		3	ns	4.5	Fig.6		
f <sub>max</sub>	maximum clock pulse frequency	27	54		22		18	MHz	4.5	Fig.6		

Philips Semiconductors

Product specification

**Dual D-type flip-flop with set and reset;  
positive-edge trigger**

**74HC/HCT74**

**AC WAVEFORMS**

